Peter Antypas
|
10f525b317
|
Flash persistence
|
2020-12-13 19:07:17 -08:00 |
|
Peter Antypas
|
1c8719ae8d
|
Introduced 'quiet' CLI mode for programming station data
|
2020-12-13 12:37:38 -08:00 |
|
Peter Antypas
|
877b643806
|
Board 10.x
|
2020-12-12 17:47:15 -08:00 |
|
Peter Antypas
|
f9280b35ea
|
WIP
|
2020-11-25 11:51:25 -08:00 |
|
Peter Antypas
|
6a79e3601d
|
Board 9.3
|
2020-11-21 10:49:04 -08:00 |
|
Peter Antypas
|
512c2c892a
|
That wasn't a bare metal build :(
|
2020-11-04 10:04:23 -08:00 |
|
Peter Antypas
|
ddf5e39e9b
|
Good enough
|
2020-11-03 23:19:59 -08:00 |
|
Peter Antypas
|
f97aa0b82f
|
Checkpoint before changing START_RX implementation
|
2020-11-03 17:05:34 -08:00 |
|
Peter Antypas
|
dc421cd0ce
|
Reduced RSSI sampling to improve RX yield
|
2020-11-03 13:57:55 -08:00 |
|
Peter Antypas
|
34f7543b9d
|
Checkpoint. Best RX performance possible with current architecture
|
2020-11-03 11:08:57 -08:00 |
|
Peter Antypas
|
8480817518
|
Corrected IRQ priorities
|
2020-11-02 10:58:24 -08:00 |
|
Peter Antypas
|
db56ae58a9
|
Checkpoint before changing NF detection
|
2020-11-02 07:16:12 -08:00 |
|
Peter Antypas
|
ce8f5012d0
|
Hard-coded noise floor for now
|
2020-11-01 19:27:10 -08:00 |
|
Peter Antypas
|
bc1793a861
|
DFU logic moved to BSP
|
2020-10-13 15:59:43 -07:00 |
|
Peter Antypas
|
bcd603edfe
|
TX_OFF switch works now
|
2020-10-13 15:48:18 -07:00 |
|
Peter Antypas
|
d0619f2553
|
DFU working
|
2020-10-13 14:47:18 -07:00 |
|
Peter Antypas
|
7423d16323
|
Board 6.1.0 bringup
|
2020-10-13 14:16:43 -07:00 |
|
Peter Antypas
|
b4ff0d766f
|
Broken
|
2020-10-13 11:39:58 -07:00 |
|
Peter Antypas
|
8e536c54e8
|
Watchdog
|
2020-10-09 15:50:30 -07:00 |
|
Peter Antypas
|
423c0dc073
|
First running port
|
2020-10-09 12:16:06 -07:00 |
|
Peter Antypas
|
f88b84fb5c
|
FUBAR
|
2020-10-08 23:15:06 -07:00 |
|
Peter Antypas
|
e57c2dc106
|
Proper support for L412 MCU
|
2020-10-07 12:57:28 -07:00 |
|
Peter Antypas
|
dfa8141d65
|
Build support for L412 (untested)
|
2020-10-06 13:16:18 -07:00 |
|
Peter Antypas
|
a9c86c7d08
|
Switched default build to board 6.x
|
2020-10-03 09:49:22 -07:00 |
|
Peter Antypas
|
a02bb1cd02
|
Initial commit / transfer from bitbucket
|
2020-10-02 19:16:33 -07:00 |
|